

FM2DDR3 I/F











6 MEM_MA_DQS_L[7..0] <-->

6 MEM_MA_DQS_H[7..0] <-->

6 MEM_MA_DM[7..0] <-->

6 MEM_MA_ADD[15..0] <-->

6 MEM_MA_BANK0
6 MEM_MA_BANK1
6 MEM_MA_BANK2



MEM_MA_DATA[63..0] 6







7 MEM_MB_DQS_L[7..0] <-->

7 MEM_MB_DQS_H[7..0] <-->

7 MEM_MB_DM[7..0] <-->

7 MEM_MB_ADD[15..0] <-->

7 MEM_MB_BANK0
7 MEM_MB_BANK1
7 MEM_MB_BANK2



MEM_MB_DATA[63..0] 7



















7 MEM_MB_DQS_L[7..0] <-->

7 MEM_MB_DQS_H[7..0] <-->

7 MEM_MB_DM[7..0] <-->

7 MEM_MB_ADD[15..0] <-->

7 MEM_MB_BANK0
7 MEM_MB_BANK1
7 MEM_MB_BANK2



UDIMM A1
MA_CLK_H/L[3] CK1/CK1#
MA_CLK_H/L[0] CK0/CK0#
MA1_CS_L[1:0] S1#S0#
MA1_ODT[1:0] ODT[1:0]


UDIMM B1
MB_CLK_H/L[3] CK1/CK1#
MB_CLK_H/L[0] CK0/CK0#
MB1_CS_L[1:0] S1#S0#
MB1_ODT[1:0] ODT[1:0]











N12-9040020-F02




Title			FM2 DDR3 I/F
Size	Document Number	Rev	
Custom	MS-7721	3.2	
Date:	Tuesday, December 04, 2012	Sheet	2 of 34

FM2 PCIE I/F











VCC_DDR 5A
VDDA 0.9A
VCCP_NB 41A
CPU_VDD1_2 = VDDR 4A +VDDP 6A
VCCP 60A,90A,110A




BOTTOM SIDE











A_RST# for LPC device;
PCIE_RST# for APU PCIE device;









1.00MHz




Title			
HUDSON PCIE/PCI/APU/LPC/CLK			
Size	Document Number	Rev	
Custom	MS-7721	3.2	
Date:	Tuesday, December 04, 2012	Sheet	8 of 34

HUDSON ACPI/USB/AZ/GPIO



Title			
HUDSON SATA/VGA/SPI/HWM			
Size	Document Number		Rev
Custom	MS-7721		3.2
Date:	Tuesday, December 04, 2012	Sheet	10 of 34

FCH REQUIRED STRAPS




Layout:
VSSXL,VSSPL_SYS,VSSAN_HWM,VSSIO_DAC,
VSSAN_DAC, VSSANQ_DAC,VSSPL_DAC
are connected to VSS through dedicated vias.

FCH DEBUG STRAPS

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	Use internal PLL clock DEFAULT		normal REFCLK termination DEFAULT	Disable I2C ROM DEFAULT	Use ROMTYPE straps DEFAULT
PULL DOWN	Bypass Internal PLL clock		inverted REFCLK termination	Enable loading settings for UMI/PLL/misc from I2C ROM	Boot from PCI bus



3.3V 3.0A
12V 5.5A

PCI EXPRESS x16 Slot




PCIEX1 12V 0.5A
3.3V weak 375mA

3.3V 3.0A
12V 0.5A



3.3V 7.6A
5V 5.0A
12V 0.5A

PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD21
MASTER = PCI_REQ#0
PCI_GNT#0



PCI Express X1 slot

+12V	- 1 A
+3.3Vaux (wake)	- 750mA
+3.3Vaux (no wake)	- 40mA
+3.3V	- 6.0A


PCI Config.

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI Slot 1	PIRQ#E PIRQ#F PIRQ#G PIRQ#H	PREQ#0 PGNT#0	AD21	CLK_33M_PCH_PCI (ICS113)









LPC I/O STRAPPING RESISTOR








Don't STUFF	STUFF
DTRB#	PIN 51~56 ARE GPIO PIN
RTSA#	80Port enable
SOUTA	4E
DTRA#	FAN START DUTY 60%
RTSB#	PWM
	DAC




TEMP SENSOR




ALC887-VD
VT1708S CE











Near Rear





Near Front







near ESD device

USB7- R586 X 300R C519 X C15p50N
 USB6- R585 X 300R C520 X C15p50N
 USB5- R584 X 300R C522 X C15p50N
 USB4- R583 X 300R C523 X C15p50N
 USB3- R580 X 300R C597 X C15p50N
 USB2- R579 X 300R C599 X C15p50N
 USB1- R582 X 300R C602 X C15p50N
 USB0- R581 X 300R C603 X C15p50N
 for use usb device issue
 (ex:web cam)



04/12JUSB1,JUSB2 N31-2051A01-H06 change-> N31-2051BG1-H06



near ESD device





USB10- R590 X 300R C626 X C15p50N

USB11- R589 X 300R C625 X C15p50N



USB12- R588 X 300R C624 X C15p50N

USB13- R587 X 300R C623 X C15p50N

for use usb device issue
(ex:web cam)




NEAR USB REAR CONNECTOR






NEAR USB Front CONNECTOR




DVI CONNECTOR

[illegible]


FAN



VGA CONNECTOR



PS2 Connect




TVS P/N:
D0G-0200529-A68
D0G-0422013-N47
D0G-15A0509-N47
D0G-0422003-P03
D0G-0422003-N47




Varistor:
D0G-3010510-I05
D0G-2950500-SI0

layout note:
C21 must close to TVS pin5
TVS must near KB_MS1 connector and route without branch
Varistor must close to TVS and route without branch


SERIAL PORT 1




PARALLAL PORT




5VDIMM FOR DDR



For special PSU sequence




3.3V@1.2A
VCC3_SB POWER




1.1VDUAL POWER

1.1V@454mA


$$(3.3-1.1) \cdot 0.454 = 1W$$


CPU VDD1_2 POWER **1.2 V@ VDDP 6A + VDDR 4A**


CPU_VDD1_2 10A



VCC1_2REF




CPU VDDA_25 POWER **VDDA_25 0.9A**




VCC1P1 4.4A

VCC1P1 POWER **1.1V@4.4A**




VCC_DDR 13.5A+14.4A=27.9A





VCC_DDR	第一階	Default	第二階	第三階
VALUE	1.35V	1.5V	1.65V	1.8V

VTT_DDR 1A


0.75V@1A VTT_DDR POWER




ATX CONNECTOR





LED (for Fintek 71889)





BUZZER





HEAT SINK



Simulation



Optics Orientation Holes



MANUAL PART



AVL1:
D06~0100161~P52
D06~0100101~K26



PK0-0772132-G37, 精成, 23, 寶安恩斯邁廠 (MSIS)
PK0-0772132-E48, 聯華, 23, 寶安恩斯邁廠 (MSIS)

MK1
G51-M1SPD32-Q13

UEF1
G51-M1SPXXA-A09

MK2
X_G51-M1SPD33-Q13

MK3
X_G51-M1SPD48-Q13